AWG G3 PAD FOR PS3 Spezifikationen Seite 284
- Seite / 285
- Inhaltsverzeichnis
- LESEZEICHEN
Bewertet. / 5. Basierend auf Kundenbewertungen
Index
System Reference, January 2001
271
M
Manipulator 26
Master clock 49
Available sources 55
Distribution 51
Master Clock Generator 43
Master trigger function 260
Master-slave internal connection
260
Measuring
Voltages and currents 139, 164,
178
N
Noise Reduction 154
O
Offline mode 34
ON button 32
ON/OFF Unit 32
Output pins 121
P
pad blocks 64, 67
Parametric Measurement Unit 45
parametric measurement unit 60
Performance Ranges 141
Setting up 141, 143
pin numbering 68
Pin PMU 45
PMU 45
Power Supply 135
General Purpose (GPDPS) 136
High Current (HCDPS) 168
High Voltage (HVDPS) 181
Voltage and current
measurement 139, 164, 178
Primary Power Box 28
Printed Circuit Board 129
PSOP firmware command 178
R
Radio frequency decoupling 154
Radio Frequency Interference
Supression 154
Reference Voltage Generator 43
S
Sampler 216
Functions 216
Specifications 216
Series resistor 122
Settling Times, GPDPS Voltage 157
Shielding for mixed-signal tests
126
Shutting down 34
Signal fidelity 118
Signal inhomogeneities 119
Signal lines
Terminating 120
Signal traces 116
SmarTest Software 29
Specifications
General Purpose Device Power
Supply (GPDPS) 139
High Current Device Power
Supply (HCDPS) 176
High Voltage Device Power
Supply (HVDPS) 182
Standby button 35
Starting the system software 34
Support rack 27
SYNC CLK pin 248
SYNC DATA pin 248
Synchronization
Analog modules 242
Synchronization uncertainty 242,
254
System overview 15, 267
Systems-on-a-Chip 19
T
Termination checklist 122
Termination voltage 121
test heads 59
filling algorithm
analog dominant
configuration
1024 pin test head 77
512 pin test head 75
digital dominant
configuration 73
512 pin test head 72
overview 78
Test Processor-Per-Pin
Architecture 20
test system configuration 70
analog dominant 74
digital dominant 71
Testhead 24
TIA 225
Auto Trigger Mode 230
External Trigger mode 231
Functions 225
Specifications 225
Trigger mode 230
Time Interval Analyzer 225
Trigger input pins 248
Trigger-to-signal delay 242
Troubleshooting noise problems
132
U
Ultra High Speed AWG 184
Analog Output Circuit 201
AWG Instrument 201
Clock Oscillator 202
Digital-to-Analog Converter
201
Front-end Module 196
Sequencer 202
Specifications 187
Waveform Memory 202
utility
pogo pad location 97
Utility lines 97
V
Vbump 138
DPS Voltage Switching 155
- System Reference 1
- Objectives of this Manual 3
- Audience 3
- Scope of the Manual 3
- Safety Information 4
- 2 System Startup 31 6
- 3 Hardware Components 37 6
- 6 Device PowerSupply 135 7
- 7 Analog Modules 183 8
- A XICOR EEPROM Summary 267 9
- Index 269 9
- Table of Contents 10
- List Of Figures 11
- System Overview 15
- Revision History 16
- System Characterization 18
- Technical Highlights 20
- AC/DC Converters 21
- (in support rack) 21
- Major Components 23
- (as shown here) 24
- DUT Interface 25
- The Manipulator 26
- ON/OFF Unit 27
- The Cooling System 28
- The Workstation 29
- System Startup 31
- Emergency OFF 32
- Standby (red) 32
- ON (green) 32
- Running the System Software 34
- Emergency Off 36
- Hardware Components 37
- Tester Electronics 38
- 128 pins 39
- DPS Channel 1 40
- DPS Channel 2 40
- DPS Channel 3 40
- DPS Channel 4 40
- Channel Board 42
- Master Clock Generator 43
- ReferenceVoltage 43
- Generator 43
- High Precision PMU 43
- Parametric Measurement Units 45
- Pin PMU Settling Time 46
- Time for converting a 46
- High-Precision PMU 47
- Master Clock System 49
- 512-Pin Testhead 53
- Analog Clock Domain 54
- Overview of Test Heads 59
- Structure of Card Cages 60
- DUT Board Mechanical 61
- Overview of DUT Board Options 62
- Allocation of Card Cages 63
- Pad Blocks 67
- Testhead 69
- Test System Configuration 70
- Analog Dominant Configuration 74
- Overview of Filling 78
- Digital Fill Order 79
- (under investigation) 80
- Analog Fill Order 81
- DPS-Type Fill Order 86
- Pogo Pad Assignment 88
- Analog Pogo Pad Location 89
- Orientation Marker 95
- on Housing 95
- Utility, EEPROM and HPMU 97
- Possible Positions 102
- for the EEPROM 102
- Wafer Prober DUT Board and 104
- Probe Card 104
- DUT Board of Wafer Prober 105
- Seg. = Segment 107
- (Group) No. in 113
- DUT Board Performance 115
- Considerations 115
- Signal Traces 116
- Keep-out Areas 117
- Maintaining Signal Fidelity 118
- Signal Inhomogeneities 119
- Correctly Terminating Signal 120
- Terminating Output Pins 121
- Termination Checklist 122
- Reducing I/O Round-Trip Times 123
- DUT Board Design for Mixed 124
- Signal Tests 124
- Analog Ground 126
- (Ground Plane) 126
- Digital Ground 126
- Printed Circuit Board 129
- Sharp Corner 131
- Rounded Corner 131
- Device PowerSupply 135
- General Purpose Power Supply 136
- Switching DPS Voltages 138
- Ganged GPDPS Channels 138
- GPDPS Specifications 139
- Supply Voltage 140
- Supply Current 140
- Setting up Performance Ranges 141
- 20 mA –> 0 151
- 0 –> 20 mA 151
- Decoupling Recommendations 154
- Voltage Settling Times 157
- DPS channel switching into 158
- Ganging GPDPS Channels 159
- Disconnecting the DPS 162
- Routing DPS Lines 163
- Device Operation Sequence 164
- High Current Power Supply 168
- Connection to DUT Board 169
- Block Diagram 170
- HCDPS Specifications 176
- Ganging HCDPS Boards 177
- Disconnecting the HCDPS 177
- Routing HCDPS Lines 177
- HVDPS General Description 181
- HVDPS Specifications 182
- Analog Modules 183
- Waveform Generators 184
- Downloading 185
- Controlling 185
- Outputting 185
- Output Order 185
- High Speed AWGs 189
- Output Multiplexer 190
- SYNC CLK 191
- SYNC DATA 191
- Output Amplifier 193
- Attenuator 194
- Digital-to-Analog Converter 194
- Timing Generator 194
- Sequencer and Waveform Memory 195
- Front-end Module 196
- Attenuator/ 197
- AWG Instrument 201
- Waveform Digitizers 203
- Synchronization trigger 204
- Digitizing then memorizing 204
- Sampling Period 204
- Initial Discard 204
- Analog Out 205
- Synchronization 205
- Input Multiplexer 209
- Figure 93 Input Resistance 210
- Input Amplifier 214
- Analog-to-Digital Converter 214
- Sampler Overview 216
- Theory of Operation 219
- DC offset 221
- Time Interval Analyzer 225
- Single Channel 226
- Dual Channel 226
- TrigDelayCnt 228
- PW+(PW ) 228
- PD++ (PD +, PD+ ,PD ) 229
- TIA Key Specifications 233
- Input Block 238
- TIA Instrument 240
- ± the fixed 243
- Trigger signal 244
- @trigger input pin 244
- Analog module’s start timing 244
- @Analog module pin 244
- Synchronization Trigger 248
- Measurement start 249
- @DUT pin 249
- Analog signal 249
- Trigger edge setting 249
- Trigger Line, and Signal Line 250
- Synchronization Uncertainty 254
- Beginning of 258
- Tester Period 258
- Master Trigger Function 260
- Master-Slave” 261
- Appendices 265
- 266 Test Setup, January 2001 266
- XICOR EEPROM Summary 267
- NOT RECOMMENDED 268
- FOR NEW DESIGNS 268
© 2020, manymanuals.de. Alle Rechte vorbehalten. | 0.062 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Kommentare zu diesen Handbüchern